• <Intel.com에 대한 자세한 내용

PCI Express* Architecture

These free resources are available to the Intel® Developer Network for PCI Express* Architecture community.

PCI Express* Specifications

The PHY Interface for the PCI Express* (PIPE) Architecture Revision 4.3 is an updated version of the PIPE spec that supports PCI Express Gen 3, SATA, and USB 3.1 architectures, as well as preliminary review content for support of L1 PM substates, precision timing (PTM), and PCI Express 4.0 (rev .3). By downloading and reading the spec, you agree to the obligations set forth in the Intel® Developer Network for PCI Express* Architecture user agreement. Comments can be sent to admin@pciexpressdevnet.org.

The M.2 SSIC Electrical Test Specification Revision .5 is a draft electrical test specification for testing modules and systems using the M.2 connector for SSIC at the M-PHY gear 1 and gear 2 signaling rates. By downloading and reading the spec, you agree to the obligations set forth in the Intel Developer Network for PCI Express Architecture user agreement. Comments can be sent to admin@pciexpressdevnet.org.

The PHY Interface for the PCI Express (PIPE) Architecture Revision 4.2 is an updated version of the PIPE spec that supports PCI Express Gen 3, SATA, and USB 3.1 architectures, as well as an alternate clocking scheme for the PIPE interface. By downloading and reading the spec, you agree to the obligations set forth in the Intel Developer Network for PCI Express Architecture user agreement. Comments can be sent to admin@pciexpressdevnet.org.

The PHY Interface for the PCI Express (PIPE) Architecture Gen 4 is a draft version of the PIPE spec that supports PCI Express Gen 3, SATA and USB architectures. By downloading and reading the spec you agree to the obligations set forth in the Intel Developer Network for PCI Express Architecture user agreement. Comments can be sent to admin@pciexpressdevnet.org.

Intel Developer Forum (IDF) Videos

Tools

The SigTest* tool version 3.2.10 is a beta version of SigTest that supports M.2 SSIC module and system testing for M-PHY gear 1 and gear 2. ICTT will take waveform files as input in binary and text forms for most common oscilloscope formats. Comments, questions, and feature requests can be sent to admin@pciexpressdevnet.org