Intel® Agilex™ FPGA and SoC

Intel® Agilex™ FPGA family leverages heterogeneous 3D system-in-package (SiP) technology to integrate Intel's first FPGA fabric built on 10nm process technology and 2nd Gen Intel® Hyperflex™ FPGA Architecture to deliver up to 40% higher performance1 or up to 40% lower power1 for applications in Data Center, Networking, and Edge compute. Intel® Agilex™ SoC FPGAs also integrate the quad-core Arm* Cortex-A53 processor to provide high system integration.

Read more about Intel® Agilex™ FPGA architecture ›

Intel® Agilex™ FPGA and SoC

Intel® Agilex™ M-Series SoC FPGAs

Optimized for compute and memory intensive applications. With Coherent attach to Intel® Xeon® processors, HBM integration, hardened DDR5 controller, and Intel® Optane™ DC persistent memory support the Intel® Agilex™ M-Series SoC FPGAs are optimized for data-intensive applications which need massive memory in addition to high bandwidth. Coming soon.

Features

Compute Express Link

With the Compute Express Link, Intel® Agilex™ FPGA, and SoC family offers the industry’s first Cache and Memory coherent interconnect to Intel® Xeon® processors. This revolutionary FPGA interconnect will provide low latency and performance gains for memory intensive applications with massive data processing needs.

Transceiver Leadership

Intel® Agilex™ FPGA and SoC family delivers accelerated transceiver innovation with data rates up to 112Gbps and support for PCI Express* up to Gen 5. Intel® Agilex™ FPGA and SoC family will allow customers to choose from a comprehensive transceiver portfolio of 28.3Gbps, 58Gbps, and 112Gbps transceiver tiles. Decoupling the transceiver development accelerates product innovation.

DSP Innovation

Intel® Agilex™ FPGA and SoC family offers a configurable DSP engine which features hardened support for single-precision FP32, half-precision FP16, BFLOAT16, and INT8 calculations. Intel® Agilex™ FPGA and SoC family also supports low- precision configurations from INT7 to INT2 for maximum flexibility. Intel® Agilex™ FPGA programmability, coupled with the innovations in the DSP blocks is ideal for evolving AI workloads.

Heterogeneous 3D SiP Technology

With the proven Embedded multi-die Interconnect Bridge (EMIB) technology, Intel® Agilex™ FPGA, and SoC family offers high density die-to-die interconnect for heterogeneous chips and delivers high performance at low cost. A large library of tiles including transceivers, custom IO, custom compute, and Intel® eASIC™ device tiles provide the agility, flexibility, and customization needed for a variety of applications.

Hardened Protocol Support

Intel® Agilex™ FPGA and SoC family delivers optimal power, performance, and logic utilization efficiency by integrating hardened protocols for many popular functions including 100/200/400G Ethernet, PCIe* Gen 4/5 interface, Interlaken, CPRI, JESD204B/C, and many more.

Memory Integration

Intel® Agilex™ FPGA and SoC family features the industry’s first FPGA support for Intel® Optane™ DC persistent memory. In addition to this, HBM integration allows up to 16GB of external memory to be offered in-package affording up to 512 GB/s of peak memory bandwidth. Dedicated DDR5/4 hard memory controllers will support further on-board DRAM memory expansion.

2nd Gen Intel® Hyperflex™ Architecture

Continuous improvements to the acclaimed Intel® Hyperflex™ architecture deliver improved performance compared to Intel® Stratix® 10 device designs. The 2nd Gen Intel® Hyperflex™ architecture will be extended to all densities and variants of Intel® Agilex™ FPGA and SoC family and thus greatly improve the productivity of customers and reduce time-to-market.

Secure Device Manager

A Secure Device Manager will serve as the central command center for the entire FPGA, controlling key operations, such as configuration, device security, single event upset (SEU) responses, and power management. The Secure Device Manager creates an unified, secure management system for the FPGA fabric, hard processor system (HPS) in SoCs, embedded hard IP blocks, and I/O blocks.

Webinars

The Intel® Agilex™ FPGA and SoC Webinar Series accelerate developers to learn and use Intel® Agilex™ device, features and applications. Register today to attend the live webinars and access on-demand content. Registration links to future sessions will be added as they become available. Check back again at a later date for more details.

For questions about webinars, please e-mail agilex_webinars@intel.com or agwebinars@intel.com.

Webinar Title

North America

Europe

China

Japan

Description

The FPGA for Data Centric World Intel® Agilex™ FPGAs and SoC

October 23rd, 2019

9:00 AM to 9:45 AM PT

On demand

October 22nd, 2019

10:00 AM to 10:45 AM CEST

On demand

December 19th, 2019
10:00 AM to 10:45 AM CST

On demand

On demand
Learn how Intel® Agilex™ FPGAs and SoCs are designed to help engineers quickly deliver optimized acceleration for Intel® Xeon™ processor in the data center, tailor transformation in the network, and low-latency, real-time acceleration at the edge.
Intel® Hyperflex™ Architecture Overview for Intel® Agilex™ Devices

November 7th, 2019

9:00 AM to 10:00 AM PT

On demand

November 12th, 2019

10:00 AM to 11:00 AM CET

On demand

January 9th, 2020

10:00 AM to 11 AM CST

On demand

On demand Learn how the 2nd generation Intel® Hyperflex™ Architecture enables up to 40% higher core performance1, or how the intel process helps reduce power by up to 40% lower power1 in Intel® Agilex™ devices when compared to Intel’s previous generation high-performance FPGAs.
Introduction to Intel® Agilex™ FPGA PCI Express* Features

December 3rd, 2019

9:00 AM to 10:00 AM PT
On demand

December 17th, 2019

10:00 AM to 11 AM CET
On demand

January 16th, 2020

10:00 AM to 11:00 AM CST

On demand

On demand Learn how Intel® Agilex™ PCIe* Gen4 solution delivers 2X more PCIe* bandwidth2 compared to previous generation of Intel FPGAs, enabling coherent connection and faster connectivity to future select Intel® Xeon® Scalable processors.
Introduction to Intel® Agilex™ FPGAs External Memory Interfaces

January 16th, 2020

9:00 AM to 10:00 AM PT

On demand

January 21st, 2020

10:00 AM to 11:00 AM CET

On demand

February 20th, 2020

10:00 AM to 11:00 AM CST

On demand

On demand
Learn how Intel® Agilex™ FPGAs and SoCs provide DDR4 interface running at up to 3.2 Gbps and how to take advantage of resource sharing to implement multiple interfaces in a single device.
Intel® Agilex™ Ethernet Support: E-Tile Transceiver Basics
On demand
On demand
On demand

On demand

Learn how to build a high-speed interface using E-tiles, whether your target application requires Ethernet, FibreChannel, Common Public Radio Interface (CPRI) or even your own proprietary, non-standard protocol. 
Intel® Agilex™ Ethernet Support: Configuring the E-Tile Hard IP for Ethernet
On demand
On demand
On demand
On demand
Learn how to customize the Hard IP for Ethernet block found in Intel® Agilex™ F-Series’ E-Tiles.
Intel® Agilex™ Ethernet Support: E-Tile Clocking
On demand
On demand
On demand
On demand
Learn the various clocking resources found in Intel® Agilex™ F-Series as well as their usages and connectivity. 
Intel® Agilex™ SoC FPGA Hard Processor System (HPS) Overview
On demand
On demand
On demand
On demand
Learn about the architecture of the Intel® Agilex™ 10 SoC FPGA, and the Hard Processor System (HPS) as well as its contents.
Intel® Agilex™ Board Design Considerations
Coming soon
Coming soon
Coming soon
Coming soon
Coming soon

Introduction to First Shipping Intel® Agilex™ FPGA

Watch this video introducing the power-on and initial operational results of the first FPGA for the data-centric world.

Intel® Agilex™ Device PCIe* Gen4 x16 Demo

Watch this demo of PCIe* Gen4 x16 operation in the first Intel® Agilex™ device.

Intel® Agilex™ Device DDR4 Demo

Watch this demo video of the Intel® Agilex™ device with DDR4 in action.

Intel® Agilex™ Device 100G Ethernet Demo

Watch a demonstration of first Intel® Agilex™ device delivering 100G Ethernet capability.

Intel® Agilex™ SoC FPGA Hard Processor System (HPS) Demo

See the Hard Processor System (HPS) in the first Intel® Agilex™ SoC boot up with Linux.

Intel® Agilex™ FPGA 58G XCVR Transceiver Demo

See the transceiver performance of the first Intel® Agilex™ FPGA delivering 58G data rates.

Intel® Agilex™ FPGA and SoC Family

Watch this video to learn more about how Intel® Agilex™ FPGA and SoC family delivers customized connectivity, low latency, maximum data throughput, and customized acceleration by combining agility and flexibility to process, store, and move data for data-centric applications.

Intel® Agilex™ FPGA and SoC Architecture

Significant architectural improvements, DSP innovations, and fundamental changes in routing and layout combine to deliver up to 40% higher performance1 or 40% lower power1 with the Intel® Agilex™ FPGA and SoC family. Checkout the video to learn more!

112G PAM-4 Transceivers

Intel® Agilex™ FPGA and SoC family offers new levels of performance using Intel’s Advanced 10nm FinFET Process. 112Gbps serial transceiver links support demanding bandwidth requirements in next-generation data center, enterprise, and networking environments.

제품 및 성능 정보

1

이 내용은 시뮬레이션 결과에 따른 인텔® Agilex™ FPGA 및 SoC 제품군과 인텔® Stratix® 10 FPGA의 비교를 기준으로 하며 변경될 수 있습니다. 본 문서에는 개발 중인 제품, 서비스 및/또는 프로세스에 대한 정보가 수록되어 있습니다. 이 문서에 제공된 모든 정보는 예고 없이 변경될 수 있습니다. 최신 예측 정보, 일정, 사양 및 로드맵을 원하시면 인텔 담당자에게 문의하십시오.

인텔® 기술의 특징과 이점은 시스템 구성에 따라 다르며 지원되는 하드웨어, 소프트웨어 또는 서비스 활성화가 필요할 수 있습니다. Intel.co.kr, OEM 또는 대리점에서 자세한 정보를 확인하세요. 어떠한 컴퓨터 시스템도 절대적으로 안전하지는 않습니다. 성능 테스트에 사용된 소프트웨어 및 워크로드는 인텔® 마이크로프로세서에만 적합하도록 최적화되었을 수 있습니다.

인텔, 인텔 로고, 아톰, 제온, 인텔 제온 등은 미국 및/또는 기타 국가에서 인텔사의 상표입니다. *기타 명칭과 브랜드는 해당 소유업체의 자산입니다.
© 2019 인텔사.

2Comparison based on PCIe* Gen. 3 vs. PCIe* Gen. 4 theoretical peak performance, based on PCI-SIG specifications.