ModelSim에서 이 문제를 해결하려면 vlog 명령에 다음 스위치를 추가합니다
POSTFIT_SIM_USE_ICD_PLL_MODEL 정의
예를 들어, *_run_msim_gate_verilog.do 파일에 다음 줄을 추가합니다.
Cyclone V 설계용
vlog define POSTFIT_SIM_USE_ICD_PLL_MODEL <QuartusII_installation_path>/quartus/eda/sim_lib/mentor/cyclonev_*.v
vlog define POSTFIT_SIM_USE_ICD_PLL_MODEL <QuartusII_installation_path>/quartus/eda/sim_lib/cyclonev_atoms.v
vlog define POSTFIT_SIM_USE_ICD_PLL_MODEL
Stratix V 설계용
vlog define POSTFIT_SIM_USE_ICD_PLL_MODEL <QuartusII_installation_path>/quartus/eda/sim_lib/mentor/stratixv_*.v
vlog define POSTFIT_SIM_USE_ICD_PLL_MODEL <QuartusII_installation_path>/quartus/eda/sim_lib/stratixv_atoms.v
vlog define POSTFIT_SIM_USE_ICD_PLL_MODEL
<QuartusII_installation_path>/quartus/eda/sim_lib/altera_primitives.v
vlog define POSTFIT_SIM_USE_ICD_PLL_MODEL <QuartusII_installation_path>/quartus/eda/sim_lib/altera_lnsim.sv
vlog define POSTFIT_SIM_USE_ICD_PLL_MODEL <QuartusII_installation_path>/quartus/eda/sim_lib/220model.v
vlog define POSTFIT_SIM_USE_ICD_PLL_MODEL <QuartusII_installation_path>/quartus/eda/sim_lib/sgate.v
vlog define POSTFIT_SIM_USE_ICD_PLL_MODEL <QuartusII_installation_path>/quartus/eda/sim_lib/altera_mf.v
vsim -t 1ps transport_int_delays transport_path_delays -voptargs= acc gate_work.<top_level_design.vho/vo>