레거시(더 이상 사용되지 않음) Altera® FPGAs 및 프로그래밍 가능 장치 지원 리소스

{"limitDisplayedContent":"showAll","collectionRelationTags":{"relations":{"OR":["etm-00DC4D66-E0BB-42C0-A3C6-0042A5182C4E","etm-7FFEB9BF-0B44-4DE6-A9D2-A50E8925F393","etm-00B9EC3E-168F-4FB3-B46B-39136272B465","etm-E8354ED7-7B28-4837-A110-7B758BD2965B","etm-3A0F3F31-1DAD-411D-9585-6C997489AE21","etm-22F181B8-3866-47AB-878E-1C4580936857","etm-45183C74-E49B-4954-B83F-7A34361A0C73","etm-53CD9CA8-6C46-479D-A3A1-3365B03248D8","etm-DB21E447-3269-4DD7-8D79-527F3ADFDDAB","etm-3D8AF1D6-8C51-4386-B90F-70C669E0DBC1","etm-3346BC3C-B16E-4395-B286-633DB66F6D52","etm-2395E0E4-F4C6-4557-9DCD-75708C2CDFC9","etm-0DAD6C13-7A5F-45CE-A8A4-AB1606EAE498","etm-FBE69223-4735-4CF2-B1C1-AEBC9B295674","etm-60892EEB-3F29-4713-A8F5-E6D5C571E962","etm-0AD3E1EF-1310-4710-B39D-36A3F3719E15","etm-C206EBAC-47F9-4B3C-8811-035730CCFBE2","etm-6F5260F3-2277-47B9-BC3D-20C762F62396","etm-A6706AED-350F-4860-8BAB-C2F24BF26EAE","etm-7C9AD579-1FAA-4933-BC32-2ABB94A5FE6B","etm-B7484FC0-93A3-4D0B-B12B-846C549DBB15","etm-6BC2C884-D706-4A7D-88A0-0FB76C54DF59","etm-0DEC841F-13F9-4919-89FA-655A06A79446","etm-64B89586-5862-41F8-8614-644E690A69BD"],"EXCLUDE":["etm-f6e0d09943a943d383e81b5f64a3956c","etm-ececc448f2f54f0e87cdf5558856b275","etm-B5364CE3-D2DA-4346-BBCA-398D21C1CBFA","etm-E1339AB5-98AF-4DC8-9A3C-F1FDF6C57D09","etm-587E77C5-D2BF-4A62-9B36-CDF460360A89","etm-5C120B88-4A8F-4718-9940-5C5A907FC5BA","etm-0B88B7E0-233A-4D74-9F94-21BDC43C3D4A","etm-58B88D63-736F-4841-B20E-16029F600878","etm-6BB9EB85-82CD-4558-9E4E-11824D4817AF","etm-21F73117-B79E-4051-9DAB-60D327A7E65B","etm-0DAA2DF0-6B4E-4AF0-BC07-54CD12664BE6","etm-FA74B158-7442-40A4-80E1-B38D6D76CD8F","etm-C29F58D8-B31D-4109-B8FC-F6D026341F6C","etm-7F4D4D11-85BF-4ACF-A305-3D077F78760B","etm-B9BAD11D-C6E3-485C-9A5E-CEEA765887B6","etm-169E8FA7-5924-40CA-AB41-910E56086A4A","etm-951ECCCC-73DD-4D6C-BBA0-5E0494B59F1E","etm-9B04DD8D-7CC4-4535-9916-A9509D5E6911"]},"featuredIds":[]},"collectionId":"833267","resultPerPage":50.0,"filters":[{"facetId":"guidetm22F181B8386647AB878E1C4580936857","field":"stm_10385_ko","type":"hierarchical","basePath":"Primary Content Tagging","displayName":"Arria® GX 장치(1세대)","deprecated":false,"rootFilter":"guidetm22F181B8386647AB878E1C4580936857","rootPath":["Primary Content Tagging","인텔® FPGA","인텔® 프로그래밍 가능 장치","인텔® Arria®","Arria® FPGA"],"position":0},{"facetId":"guidetm53CD9CA86C46479DA3A13365B03248D8","field":"stm_10385_ko","type":"hierarchical","basePath":"Primary Content Tagging","displayName":"Cyclone® 장치(1세대)","deprecated":false,"rootFilter":"guidetm53CD9CA86C46479DA3A13365B03248D8","rootPath":["Primary Content Tagging","인텔® FPGA","인텔® 프로그래밍 가능 장치","인텔® Cyclone®","Cyclone® FPGA"],"position":1},{"facetId":"guidetmB7484FC093A34D0BB12B846C549DBB15","field":"stm_10385_ko","type":"hierarchical","basePath":"Primary Content Tagging","displayName":"MAX® CPLD 레거시 장치 지원","deprecated":false,"rootFilter":"guidetmB7484FC093A34D0BB12B846C549DBB15","rootPath":["Primary Content Tagging","인텔® FPGA","인텔® 프로그래밍 가능 장치","인텔® MAX® CPLD 및 FPGA","MAX® CPLDs"],"position":2},{"facetId":"guidetm64B89586586241F88614644E690A69BD","field":"stm_10385_ko","type":"hierarchical","basePath":"Primary Content Tagging","displayName":"Stratix® II 장치","deprecated":false,"rootFilter":"guidetm64B89586586241F88614644E690A69BD","rootPath":["Primary Content Tagging","인텔® FPGA","인텔® 프로그래밍 가능 장치","인텔® Stratix®","Stratix® II FPGA"],"position":3},{"facetId":"guidetm7D500D06392047A99C5D2212944BBE61","field":"stm_10385_ko","type":"hierarchical","basePath":"Primary Content Tagging","displayName":"Stratix® 장치(1세대)","deprecated":false,"rootFilter":"guidetm7D500D06392047A99C5D2212944BBE61","rootPath":["Primary Content Tagging","인텔® FPGA","인텔® 프로그래밍 가능 장치","인텔® Stratix®","Stratix® FPGA","Stratix® FPGA"],"position":4},{"facetId":"guidetm00DC4D66E0BB42C0A3C60042A5182C4E","field":"stm_10385_ko","type":"hierarchical","basePath":"Primary Content Tagging","displayName":"ACEX® 장치","deprecated":false,"rootFilter":"guidetm00DC4D66E0BB42C0A3C60042A5182C4E","rootPath":["Primary Content Tagging","인텔® FPGA","인텔® 프로그래밍 가능 장치","Acex®"],"position":5},{"facetId":"guidetm7FFEB9BF0B444DE6A9D2A50E8925F393","field":"stm_10385_ko","type":"hierarchical","basePath":"Primary Content Tagging","displayName":"® APEX 장치","deprecated":false,"rootFilter":"guidetm7FFEB9BF0B444DE6A9D2A50E8925F393","rootPath":["Primary Content Tagging","인텔® FPGA","인텔® 프로그래밍 가능 장치","Apex™","Apex™ 20K"],"position":6},{"facetId":"guidetm45183C74E49B4954B83F7A34361A0C73","field":"stm_10385_ko","type":"hierarchical","basePath":"Primary Content Tagging","displayName":"CLASSIC 장치","deprecated":false,"rootFilter":"guidetm45183C74E49B4954B83F7A34361A0C73","rootPath":["Primary Content Tagging","인텔® FPGA","인텔® 프로그래밍 가능 장치","Classic™ CPLD"],"position":7},{"facetId":"guidetmEC56A9D8F3524FA8AE5EFB21705FAC26","field":"stm_10385_ko","type":"hierarchical","basePath":"Primary Content Tagging","displayName":"EXCALIBUR® 장치","deprecated":false,"rootFilter":"guidetmEC56A9D8F3524FA8AE5EFB21705FAC26","rootPath":["Primary Content Tagging","인텔® FPGA","인텔® 프로그래밍 가능 장치","Excalibur™","Excalibur™ 장치"],"position":8},{"facetId":"guidetm3C11FEED0B5E4AA58ED1ADAFF1CDF4E0","field":"stm_10385_ko","type":"hierarchical","basePath":"Primary Content Tagging","displayName":"FLEX® 장치","deprecated":false,"rootFilter":"guidetm3C11FEED0B5E4AA58ED1ADAFF1CDF4E0","rootPath":["Primary Content Tagging","인텔® FPGA","인텔® 프로그래밍 가능 장치","Flex®"],"position":9},{"facetId":"guidetmAC8FF4AEF7964E218137A431DD23AD15","field":"stm_10385_ko","type":"hierarchical","basePath":"Primary Content Tagging","displayName":"하드카피®","deprecated":false,"rootFilter":"guidetmAC8FF4AEF7964E218137A431DD23AD15","rootPath":["Primary Content Tagging","인텔® FPGA","인텔® 프로그래밍 가능 장치","HardCopy™ ASIC 장치"],"position":10},{"facetId":"guidetm4D66BDC058214AB88E604279999721F2","field":"stm_10385_ko","type":"hierarchical","basePath":"Primary Content Tagging","displayName":"MERCURY® 장치","deprecated":false,"rootFilter":"guidetm4D66BDC058214AB88E604279999721F2","rootPath":["Primary Content Tagging","인텔® FPGA","인텔® 프로그래밍 가능 장치","Mercury™","Mercury™ 장치"],"position":11},{"facetId":"ContentType","type":"ContentType","deprecated":true,"name":"ContentType","position":12}],"coveoRequestHardLimit":"1000","accessDetailsPagePath":"/content/www/us/en/secure/design/internal/access-details.html","cardView":false,"sorting":"Newest","defaultImagesPath":"/content/dam/www/public/us/en/images/uatable/default-icons","coveoMaxResults":5000,"coveoSplitSize":0,"fpgaFacetRootPaths":"{\"fpgadevicefamily\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Programmable Devices\"],\"quartusedition\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software\"],\"quartusaddon\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software - Add-ons\"],\"fpgaplatform\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® FPGA Platforms\"]}","newWrapperPageEnabled":true,"descendingSortingForNumericalFacetsName":"[\"Intel® Quartus® Prime Pro Edition\",\"Intel® Quartus® Prime Lite Edition\",\"Intel® Quartus® Prime Standard Edition\",\"Quartus® II Subscription Edition\",\"Quartus® II Web Edition\"]","columnsConfiguration":{"idColumn":false,"dateColumn":false,"versionColumn":false,"contentTypeColumn":false,"columnsMaxSize":0},"dynamicColumnsConfiguration":[{"name":"DynamicColumn_id","type":"id","gtv":"ID","width":60,"selected":true},{"name":"DynamicColumn_date","type":"date","gtv":"날짜","width":60,"selected":true},{"name":"DynamicColumn_version","type":"version","gtv":"버전","width":135,"selected":true}],"updateCollateralMetadataEnabled":true,"relatedAssetsEnable":true,"disableExpandCollapseAll":false,"enableRelatedAssetsOnExpandAll":false,"disableBlueBanner":false,"isICS":false,"isUPE":false}